View 74LS373_298549.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

SN74LS373 SN74LS374 Octal Transparent Latch with 3-State Outputs; Octal D-Type Flip-Flop with 3-State Output
The SN74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH the bus output is in the high impedance state. The SN74LS374 is a high-speed, low-power Octal D-type Flip-Flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (OE) is common to all flip-flops. The SN74LS374 is manufactured using advanced Low Power Schottky technology and is compatible with all ON Semiconductor TTL families.
http://onsemi.com
LOW POWER SCHOTTKY
* * * * * * *
Eight Latches in a Single Package 3-State Outputs for Bus Interfacing Hysteresis on Latch Enable Edge-Triggered D-Type Inputs Buffered Positive Edge-Triggered Clock Hysteresis on Clock Input to Improve Noise Margin Input Clamp Diodes Limit High Speed Termination Effects
20 1
PLASTIC N SUFFIX CASE 738
GUARANTEED OPERATING RANGES
Symbol VCC TA IOH IOL Parameter Supply Voltage Operating Ambient Temperature Range Output Current - High Output Current - Low Min 4.75 0 Typ 5.0 25 Max 5.25 70 - 2.6 24 Unit V C mA mA
20 1
SOIC DW SUFFIX CASE 751D
ORDERING INFORMATION
Device SN74LS373N SN74LS373DW SN74LS374N SN74LS374DW Package 16 Pin DIP 16 Pin 16 Pin DIP 16 Pin Shipping 1440 Units/Box 2500/Tape & Reel 1440 Units/Box 2500/Tape & Reel
(c) Semiconductor Components Industries, LLC, 1999
1
December, 1999 - Rev. 6
Publication Order Number: SN74LS373/D
SN74LS373 SN74LS374
CONNECTION DIAGRAM DIP (TOP VIEW) SN74LS373
VCC 20 O7 19 D7 18 D6 17 O6 16 O5 15 D5 14 D4 13 O4 12 LE 11 VCC 20 O7 19 D7 18 D6 17
SN74LS374
O6 16 O5 15 D5 14 D4 13 O4 12 CP 11
1 OE
2 O0
3 D0
4 D1
5 O1
6 O2
7 D2
8 D3
9 O3
10 GND
NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.
1 OE
2 O0
3 D0
4 D1
5 O1
6 O2
7 D2
8 D3
9 O3
10 GND
LOADING (Note a) PIN NAMES D0 - D7 LE CP OE O0 - O7 Data Inputs Latch Enable (Active HIGH) Input Clock (Active HIGH Going Edge) Input Output Enable (Active LOW) Input Outputs HIGH 0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L. 65 U.L. LOW 0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L. 15 U.L.
NOTES: a) 1 TTL Unit Load (U.L.) = 40 mA HIGH/1.6 mA LOW.
TRUTH TABLE LS373
Dn H L X X LE H H L X OE L L L H On H L Q0 Z* Dn H L X X
LS374
LE OE L L H On H L Z*
H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance * Note: Contents of flip-flops unaffected by the state of the Output Enable input (OE).
http://onsemi.com
2
SN74LS373 SN74LS374
LOGIC DIAGRAMS SN74LS373
3 4 7 8 13 14 17 18
D0 D LATCH ENABLE LE 11 OE Q G
D1 D Q G
D2 D Q G
D3 D Q G
D4 D Q G
D5 D Q G
D6 D Q G
D7 D Q G
VCC = PIN 20 GND = PIN 10 = PIN NUMBERS
1
O0
2 5
O1
6
O2
9
O3
12
O4
15
O5
16
O6
19
O7
SN74LS374
3 11 4 7 8 13 14 17 18
D0 CP D QQ CP D QQ
D1 CP D QQ
D2 CP D QQ
D3 CP D QQ
D4 CP D QQ
D5 CP D QQ
D6 CP D QQ
D7
CP
OE
1 2
O0
5
O1
6
O2
9
O3
12
O4
15
O5
16
O6
19
O7
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)
Limits Symbol VIH VIL VIK VOH Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage 2.4 - 0.65 3.1 0.25 VO OL IOZH IOZL IIH IIL IOS ICC Output LOW Voltage 0.35 Output Off Current HIGH Output Off Current LOW Input HIGH Current Input LOW Current Short Circuit Current (Note 1) Power Supply Current - 30 0.5 20 - 20 20 0.1 - 0.4 - 130 40 V A A A mA mA mA mA IOL = 24 mA 0.4 Min 2.0 0.8 - 1.5 Typ Max Unit V V V V V Test Conditions Guaranteed Input HIGH Voltage for All Inputs Guaranteed Input LOW Voltage for All Inputs VCC = MIN, IIN = - 18 mA VCC = MIN, IOH = MAX, VIN = VIH or VIL per Truth Table IOL = 12 mA VCC = VCC MIN, VIN = VIL or VIH per Truth Table
VCC = MAX, VOUT = 2.7 V VCC = MAX, VOUT = 0.4 V VCC = MAX, VIN = 2.7 V VCC = MAX, VIN = 7.0 V VCC = MAX, VIN = 0.4 V VCC = MAX VCC = MAX
Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.
http://onsemi.com
3
SN74LS373 SN74LS374
AC CHARACTERISTICS (TA = 25C, VCC = 5.0 V)
Limits LS373 Symbol fMAX tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Parameter Maximum Clock Frequency Propagation Delay, Data to Output Clock or Enable to Output Output Enable Time Output Disable Time 12 12 20 18 15 25 12 15 18 18 30 30 28 36 20 25 15 19 20 21 12 15 28 28 28 28 20 25 Min Typ Max Min 35 LS374 Typ 50 Max Unit MHz ns ns ns ns CL = 5.0 pF CL = 45 pF pF, RL = 667 Test Conditions
AC SETUP REQUIREMENTS (TA = 25C, VCC = 5.0 V)
Limits LS373 Symbol tW ts th Clock Pulse Width Setup Time Hold Time Parameter Min 15 5.0 20 Max Min 15 20 0 LS374 Max Unit ns ns ns
DEFINITION OF TERMS
SETUP TIME (ts) -- is defined as the minimum time required for the correct logic level to be present at the logic input prior to LE transition from HIGH-to-LOW in order to be recognized and transferred to the outputs.
HOLD TIME (th) -- is defined as the minimum time following the LE transition from HIGH-to-LOW that the logic level must be maintained at the input in order to ensure continued recognition.
http://onsemi.com
4
SN74LS373 SN74LS374
SN74LS373 AC WAVEFORMS
tW LE 1.3 V ts Dn tPLH OUTPUT tPHL th tW
Figure 1.
OE tPZL VOUT 1.3 V 0.5 V 1.3 V 1.3 V tPLZ 1.3 V VOL OE tPZH VOUT 1.3 V 1.3 V tPHZ 1.3 V VOH 1.3 V 0.5 V
Figure 2.
Figure 3.
AC LOAD CIRCUIT
VCC
SWITCH POSITIONS
RL SYMBOL SW1 tPZH tPZL TO OUTPUT UNDER TEST tPLZ tPHZ SW1 Open Closed Closed Closed SW2 Closed Open Closed Closed
5.0 k CL* SW2
* Includes Jig and Probe Capacitance.
Figure 4.
http://onsemi.com
5
SN74LS373 SN74LS374
SN74LS374 AC WAVEFORMS
tWH CP 1.3 V ts Dn tPLH OUTPUT 1.3 V 1.3 V tPHL 1.3 V tWL 1.3 V 1.3 V th OE tPZL VOUT 1.3 V 0.5 V 1.3 V 1.3 V tPLZ 1.3 V VOL
Figure 6.
Figure 5.
OE tPZH VOUT
1.3 V tPHZ 1.3 V
1.3 V VOH 1.3 V 0.5 V
Figure 7.
AC LOAD CIRCUIT
VCC RL
SWITCH POSITIONS
SYMBOL tPZH SW1 Open Closed Closed Closed SW2 Closed Open Closed Closed
SW1
tPZL tPLZ
TO OUTPUT UNDER TEST
tPHZ
5.0 k CL* SW2
* Includes Jig and Probe Capacitance.
Figure 8.
http://onsemi.com
6
SN74LS373 SN74LS374
PACKAGE DIMENSIONS
N SUFFIX PLASTIC PACKAGE CASE 738-03 ISSUE E
-A-
20 11 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. INCHES MIN MAX 1.010 1.070 0.240 0.260 0.150 0.180 0.015 0.022 0.050 BSC 0.050 0.070 0.100 BSC 0.008 0.015 0.110 0.140 0.300 BSC 0_ 15 _ 0.020 0.040 MILLIMETERS MIN MAX 25.66 27.17 6.10 6.60 3.81 4.57 0.39 0.55 1.27 BSC 1.27 1.77 2.54 BSC 0.21 0.38 2.80 3.55 7.62 BSC 0_ 15_ 0.51 1.01
B
1 10
C
L
-T-
SEATING PLANE
K M E G F D
20 PL
N J 0.25 (0.010)
M 20 PL
0.25 (0.010) TA
M
M
TB
M
DIM A B C D E F G J K L M N
D SUFFIX PLASTIC SOIC PACKAGE CASE 751D-05 ISSUE F
D
A
11 X 45 _
q
NOTES: 1. DIMENSIONS ARE IN MILLIMETERS. 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. 5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION. MILLIMETERS MIN MAX 2.35 2.65 0.10 0.25 0.35 0.49 0.23 0.32 12.65 12.95 7.40 7.60 1.27 BSC 10.05 10.55 0.25 0.75 0.50 0.90 0_ 7_
H
M
B
M
20
10X
0.25
E
1
10
h
20X
B 0.25
M
B TA
S
B
S
A
SEATING PLANE
DIM A A1 B C D E e H h L
L
18X
e
A1
q
T
C
http://onsemi.com
7
SN74LS373 SN74LS374
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.
PUBLICATION ORDERING INFORMATION
North America Literature Fulfillment: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: ONlit@hibbertco.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada EUROPE: LDC for ON Semiconductor - European Support German Phone: (+1) 303-308-7140 (M-F 2:30pm to 5:00pm Munich Time) Email: ONlit-german@hibbertco.com French Phone: (+1) 303-308-7141 (M-F 2:30pm to 5:00pm Toulouse Time) Email: ONlit-french@hibbertco.com English Phone: (+1) 303-308-7142 (M-F 1:30pm to 5:00pm UK Time) Email: ONlit@hibbertco.com ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong 800-4422-3781 Email: ONlit-asia@hibbertco.com JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-8549 Phone: 81-3-5487-8345 Email: r14153@onsemi.com Fax Response Line: 303-675-2167 800-344-3810 Toll Free USA/Canada ON Semiconductor Website: http://onsemi.com For additional information, please contact your local Sales Representative.
http://onsemi.com
8
SN74LS373/D

▲Up To Search▲

Price & Availability of 74LS373

	To Download 74LS373 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .